原文:Verilog always block